rev.3.00 jul. 30, 2004 page 1 of 8 hd74lvcz240a octal buffers / line drivers with 3?state outputs rej03d0370?0300z (previous ade-205-229a (z)) rev.3.00 jul. 30, 2004 description the hd74lvcz240a has eight inverter dr ivers with three state outputs in a 20 pin package. this device is an inverting buffer and has two active low enables (1 g and 2 g ). each enable independently controls four buffers. when v cc is between 0 and 1.5 v, the device is in the high impedance state during power up or power down. low voltage and high-speed operation is suitable at battery drive product (note type personal computer) and low power consumption extends the life of a battery for long time operation. features ? v cc = 2.7 to 5.5 v ? all inputs v ih (max) = 5.5 v (@v cc = 0 to 5.5 v) ? all outputs v o (max) = 5.5 v (@v cc = 0 v or output off state) ? typical v ol ground bounce < 0.8 v (@v cc = 3.3 v, ta = 25c) ? typical v oh undershoot > 2.0 v (@v cc = 3.3 v, ta = 25c) ? high impedance state during power up and power down ? power off disables outputs, permitting live insertion ? high output current 24 ma (@v cc = 3.0 to 5.5 v) ? ordering information part name package type package code package abbreviation taping abbreviation (quantity) hd74lvcz240afpel sop?20 pin (jeita) fp?20dav fp el (2,000 pcs/reel) hd74lvcz240atell tssop?20 pin ttp?20dav t ell (2,000 pcs/reel) note: please consult the sales office for the above package availability. function table inputs g a output y hxz lhl llh h: high level l: low level x: immaterial z: high impedance
hd74lvcz240a rev.3.00 jul. 30, 2004 page 2 of 8 pin arrangement (top view) 17 18 15 16 19 20 11 12 13 14 v cc 2 g 1 y 1 2a4 1 y 2 2a3 1 2 3 4 5 6 7 8 9 10 1 g 1a1 2 y 4 1a2 2 y 3 1a3 2 y 2 1a4 2 y 1 gnd 1 y 3 2a2 1 y 4 2a1 absolute maximum ratings item symbol ratings unit conditions supply voltage v cc ?0.5 to 7.0 v input voltage v i ?0.5 to 7.0 v ?0.5 to 7.0 output ?z? or v cc : off output voltage v o ?0.5 to v cc +0.5 v output ?h? or ?l? input diode current i ik ?50 ma v i < 0 output diode current i ok ?50 ma v o < 0 output current i o 50 ma v cc , gnd current i cc or i gnd 100 ma storage temperature tstg ?65 to 150 c note: the absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.
hd74lvcz240a rev.3.00 jul. 30, 2004 page 3 of 8 recommended operating conditions item symbol ratings unit conditions supply voltage v cc 2.7 to 5.5 v at operation input voltage v i 0 to 5.5 v 0 to 5.5 output ?z? or v cc : off output voltage v o 0 to v cc v output ?h? or ?l? ?12 v cc = 2.7 v i oh ?24 *1 ma v cc = 3.0 to 5.5 v 12 v cc = 2.7 v output current i ol 24 *1 ma v cc = 3.0 to 5.5 v input rise / fall time t r , t f 0 to 6 ns / v operating temperature ta ?40 to +85 c note: 1. duty cycle 50% logic diagram 1 g 1 2 1a1 1a2 1a3 1a4 18 1 y 1 1 y 2 1 y 3 1 y 4 4 16 6 14 812 2 g 19 11 2a1 2a2 2a3 2a4 9 2 y 1 2 y 2 2 y 3 2 y 4 13 7 15 5 17 3
hd74lvcz240a rev.3.00 jul. 30, 2004 page 4 of 8 electrical characteristics ta = ?40 to 85c item symbol v cc (v) min typ max unit test conditions 2.7 to 3.6 2.0 ? ? v ih 4.5 to 5.5 v cc 0.7 ? ? v 2.7 to 3.6 ? ? 0.8 input voltage v il 4.5 to 5.5 ? ? v cc 0.3 v 2.7 to 5.5 v cc ?0.2 ? ? i oh = ?100 a 2.7 2.2 ? ? 3.0 2.4 ? ? i oh = ?12 ma 3.0 2.2 ? ? v oh 4.5 3.8 ? ? v i oh = ?24 ma 2.7 to 5.5 ? ? 0.2 i ol = 100 a 2.7 ??0.4 i ol = 12 ma 3.0 ??0.55 output voltage v ol 4.5 ??0.55 v i ol = 24 ma input current i in 0 to 5.5 ? ? 5 av in = 0 to 5.5 v i oz 2.7 to 5.5 ? ? 5 v out = 0 to 5.5 v i ozpu 0 to 1.5 ? ? 5 off state output current i ozpd 1.5 to 0 ? ? 5 a v out = 0.5 to 5.5 v, output enable = don?t care output leak current i off 0 ??5 av in or v o = 5.5 v 2.7 to 3.6 ? ? 225 v in = 3.6 to 5.5 v *1 , i o = 0 i cc 2.7 to 5.5 ? ? 350 a v in = v cc or gnd quiescent supply current ? i cc 2.7 to 3.6 ? ? 500 av in = one input at (v cc ?0.6) v, other inputs at v cc or gnd input capacitance c in 3.3 ? 3.4 ? pf v in = v cc or gnd output capacitance c o 3.3 ? 7.5 ? pf v out = v cc or gnd note: 1. this applies in the disabled state only. switching characteristics ta = ?40 to 85c item symbol v cc (v) min typ max unit from (input) to (output) 2.7 ??7.5 3.30.3 1.3 ? 6.5 propagation delay time t plh t phl 5.00.5 ? ? 5.0 ns a y 2.7 ??9.0 3.30.3 1.1 ? 8.0 output enable time t zh t zl 5.00.5 ? ? 6.5 ns gy 2.7 ??8.0 3.30.3 1.4 ? 7.0 output disable time t hz t lz 5.00.5 ? ? 6.0 ns gy 2.7 ??? 3.30.3 ? ? 1.0 between output pin skew *1 t oslh t oshl 5.00.5 ? ? 1.0 ns note: 1. this parameter is c haracterized but not tested. t oslh = |t plhm ?t plhn |, t oshl = |t phlm ?t phln |
hd74lvcz240a rev.3.00 jul. 30, 2004 page 5 of 8 test circuit v cc open see under table c = 50 pf 1 g , 2 g 1 y 1 to 2 y 4 1a1 to 2a4 output *1 input see function table pulse generator z out = 50 ? 500 ? 450 ? 50 scope ? gnd 6 v v cc s1 l vcc=2.7v, vcc=5.00.5v 3.30.3v t / t plh phl open gnd t / t zh hz t / t zl lz 2 v cc symbol s1 open gnd note: 1. c includes probe and jig capacitance. l
hd74lvcz240a rev.3.00 jul. 30, 2004 page 6 of 8 t plh t phl v oh v oh v ol v ol gnd v ih 10 % 10 % 90 % input a waveform ? a waveform ? b output y 90 % waveforms ? 1 waveforms ? 2 t r v ref v ref v ref v ref v ref v ref v ref rf v ref t f t r t f t zl gnd v ih v ih v ref v oh1 v ol1 v oh1 v ol1 t lz t zh t hz 10 % 10 % 90 % 90 % input g v ? 0.3 v oh v + 0.3 v ol vcc=2.7v, vcc=5.00.5v 3.30.3v gnd 3 v 1.5 v 2.7 v 50%v cc v cc v cc test notes: 1. input waveform : prr = 10 mhz, duty cycle 50%, t = 2.5 ns, t = 2.5 ns 2. waveform ? a shows input conditions such that the output is ?l? level when enabled by the output control. 3. waveform ? b shows input conditions such that the output is ?h? level when enabled by the output control. gnd
hd74lvcz240a rev.3.00 jul. 30, 2004 page 7 of 8 power up / down characteristics ta = 25 ? c output enable = ? 0 1.0 2.0 v cc (v) v out (v) 3.0 4.0 enable area disable area 1.0 0 2.0 3.0 4.0
hd74lvcz240a rev.3.00 jul. 30, 2004 page 8 of 8 package dimensions package code jedec jeita mass (reference value) fp?0dav conforms 0.31 g *pd plating *0.40 ?0.06 0.12 0.15 m 20 10 1 *0.20 ?0.05 0.80 max 11 12.6 5.5 2.20 max 13 max 0 ? ?8 ? 0.70 ?0.20 + 0.20 ?0.30 7.80 1.27 0.10 ?0.10 1.15 as of january, 2002 unit: mm package code jedec jeita mass (reference value) ttp?0dav 0.07 g *pd plating 0.50 ?0.10 0? ?8? *0.15 ?0.05 6.40 ?0.20 0.10 1.10 max 0.13 m 0.65 110 20 11 4.40 6.50 6.80 max *0.20 ?0.05 0.07 +0.03 ?.04 1.0 0.65 max as of january, 2002 unit: mm
keep safety first in your circuit designs! 1. renesas technology corp. puts the maximum effort into making semiconductor products better and more reliable, but there is a lways the possibility that trouble may occur with them. trouble with semiconductors may lead to personal injury, fire or property damage. remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placeme nt of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. notes regarding these materials 1. these materials are intended as a reference to assist our customers in the selection of the renesas technology corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to renesas t echnology corp. or a third party. 2. renesas technology corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. all information contained in these materials, including product data, diagrams, charts, programs and algorithms represents i nformation on products at the time of publication of these materials, and are subject to change by renesas technology corp. without notice due to product improvement s or other reasons. it is therefore recommended that customers contact renesas technology corp. or an authorized renesas technology corp. product distrib utor for the latest product information before purchasing a product listed herein. the information described here may contain technical inaccuracies or typographical errors. renesas technology corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies o r errors. please also pay attention to information published by renesas technology corp. by various means, including the renesas techn ology corp. semiconductor home page (http://www.renesas.com). 4. when using any or all of the information contained in these materials, including product data, diagrams, charts, programs, a nd algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. renesas technology corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. renesas technology corp. semiconductors are not designed or manufactured for use in a device or system that is used under ci rcumstances in which human life is potentially at stake. please contact renesas technology corp. or an authorized renesas technology corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerosp ace, nuclear, or undersea repeater use. 6. the prior written approval of renesas technology corp. is necessary to reprint or reproduce in whole or in part these materi als. 7. if these products or technologies are subject to the japanese export control restrictions, they must be exported under a lic ense from the japanese government and cannot be imported into a country other than the approved destination. any diversion or reexport contrary to the export control laws and regulations of japan and/or the country of destination is prohibited. 8. please contact renesas technology corp. for further details on these materials or the products contained therein. sales strategic planning div. nippon bldg., 2-6-2, ohte-machi, chiyoda-ku, tokyo 100-0004, japan http://www.renesas.com renesas technology america, inc. 450 holger way, san jose, ca 95134-1368, u.s.a tel: <1> (408) 382-7500 fax: <1> (408) 382-7501 renesas technology europe limited. dukes meadow, millboard road, bourne end, buckinghamshire, sl8 5fh, united kingdom tel: <44> (1628) 585 100, fax: <44> (1628) 585 900 renesas technology europe gmbh dornacher str. 3, d-85622 feldkirchen, germany tel: <49> (89) 380 70 0, fax: <49> (89) 929 30 11 renesas technology hong kong ltd. 7/f., north tower, world finance centre, harbour city, canton road, hong kong tel: <852> 2265-6688, fax: <852> 2375-6836 renesas technology taiwan co., ltd. fl 10, #99, fu-hsing n. rd., taipei, taiwan tel: <886> (2) 2715-2888, fax: <886> (2) 2713-2999 renesas technology (shanghai) co., ltd. 26/f., ruijin building, no.205 maoming road (s), shanghai 200020, china tel: <86> (21) 6472-1001, fax: <86> (21) 6415-2952 renesas technology singapore pte. ltd. 1, harbour front avenue, #06-10, keppel bay tower, singapore 098632 tel: <65> 6213-0200, fax: <65> 6278-8001 renesas sales offices ? 200 4. re nesas technology corp ., all rights reser v ed. printed in ja pan. colophon .1.0
|
